





HARI-0600


(2 of 6)



FIG_2




(3 of 6)



FIG_4

HARI-0600


(4 of 6)



SECTOR PARTITION

FIG-5

(5 of 6)






FIG _8

HARI-0600

(6 of 6)

 $\mathcal{C}(\mathcal{I})$








FIG._E9











FIG._A 12.



8/22



9/22




FIG._B: 14.





FIG._74, 15 A






FIG._8/4.17 A






FIG._98. 178



13/22





FIG._BO. 17C








FIG._# 19




FIG._134. ZIA




FIG._188, 218




FIG._186, 21C



LOCAL REF. CELLS ARE PREVIOUSLY PROGRAMMED AND VERIFIED IN SAME STATES AS MASTER REF. CELLS


RELATIVE TO THE LOCAL REF. CELLS, READ THE ADDRESSED CELLS

FIG._128, 20B

- (1) LOCAL REF. CELLS ARE PREVIOUSLY PROGRAMMED AND VERIFIED IN SAME STATES AS MASTER REF. CELLS
- (2) RELATIVE TO THE LOCAL REFERENCE CELLS READ THE MASTER REF. CELLS
- OETERMINE THE DIFFERENCES, IF ANY AND BIAS. THE MASTER REF CELLS' CURRENT'S SUCH THAT THE SAME READING IS OBTAINED RELATIVE TO THE BIASED MASTER REF. CELLS AS RELATIVE TO THE LOCAL REF. CELLS
- (4) RELATIVE TO THE BIASED MASTER REF. CELLS, READ THE ADDRESSED (ELLS)

FIG._430, 210






READ/PROGRAM DATA PATHS FOR n CELLS IN PARALLEL

FIG._图 22.

()





PROGRAM ALGORITHM

FIG._15. 23






FIG._指. 24






FIG._厚. 25



22/22

	SELECTED CONTROL GATE V _{CG}	DRAIN V _D	SOURCE V _s	ERASE GATE V _{EG}
READ	$ m V_{PG}$	$V_{ ext{REF}}$	v_{ss}	V _E
PROGRAM	$ m V_{PG}$	V_{PD}	$\mathtt{v}_{\mathtt{ss}}$	V _E
PROGRAM VERIFY	V _{PC}	V _{REF}	V _{ss}	V _E
ERASE	$ m V_{PG}$	$ m V_{REF}$	\mathbf{v}_{ss}	V _E
ERASE VERIFY	V_{PG}	$V_{ m REF}$	V _{ss}	V _E

120810212 F16.26

(typical values)	READ	PROGRAM	PROGRAM VERIFY	ERASE	ERASE VERIFY
V _{PG} .	v _{cc}	12v	V _{cc} +&V	v_{cc}	V _{cc} -&V
V _{cc}	5 v	5 v	5v	5 v	5 v
V_{PD}	v_{ss}	8 v	8v	V _{ss}	V _{ss}
V _E	V _{ss}	v_{ss}	v_{ss}	20 v	V _{ss}
unselected control gate	V _{ss}	V_{ss}	V _{ss}	V _{ss}	v_{ss}
unselected bit line	V _{ref}	V _{ref}	V _{REF}	V _{REF}	$V_{ m REF}$

V_{ss}=0V, V_{REF}=1.5V, δV=0.5V - 1V